Abstract-We present a novel CAD approach to cell assignment of CMOL, a hybrid CMOS/molecular circuit architecture. Our method transforms any logically synthesized circuit based on AND/OR/NOT gates to a NOR gate circuit and maps the NOR gates to CMOL. We encode the CMOL cell assignment problem as Boolean conditions. The Boolean constraints are satisfiable if and only if there exists a solution to map all the NOR gates to the CMOL cells. We further investigate various types of static defects for the CMOL architecture and propose a reconfiguration technique that can deal with these defects. We introduce a new CMOL static defect model and provide an automated solution for CMOL cell assignment. Experiments show that our approach can result in smaller area (CMOL cell usage) and better timing delay than prior approach.
I. INTRODUCTION

I
N RECENT YEARS, nanoelectronics has made tremendous progress, with advances in novel nanodevices, nano-circuits, nano-crossbar arrays [1] - [3] , manufactured by nanoimprint lithography [4] , [5] , CMOS/nano co-design architectures [6] , and applications [7] - [11] . Although a nanowire crossbar array (with two-terminal nanodevices) does not have the functionality of FET-based circuits, it has the potential for incredible density and low fabrication costs [6] . Likharev and his colleagues [6] have developed the concept of CMOL (Cmos/nanowire/MOLecular hybrid) as a likely implementation technology for nanoelectronic devices. Examples include memory, field programmable gate array (FPGA), and neuromorphic CrossNets [7] , [8] , [12] .
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Fig. 1. I 0 V curve of a two-terminal nanodevice (adapted from [6] ).
CMOL [6] was assigning cells by hand. Another CMOL work [13] grouped CMOL cells into 4 4 tiles, where the CMOL cell assignment can be performed easily within each tile due to its small size, and the high level placement and route were performed at the tile level (but not the CMOL cell level), which is similar to traditional FPGA tools. We are inspired by the work of Likharev and Strukov on CMOL. Instead of working with tile level abstraction, we present a technique that directly works on the CMOL cell level. Since it does not contain any tiles, we can view it as a bunch of flattened CMOL cells. Our tool is automated and can handle different CMOL array sizes. We further investigate various defect models for the CMOL technology, and propose a reconfiguration technique that can deal with all these defects through our cell assignment framework. Although there are some prior works on stuck-open nano device defects [6] , [13] , most of the other CMOL defects mentioned in this paper have never been studied before. This is the first detailed study of such CMOL defect models that we are aware of.
II. BACKGROUND
CMOL was originally developed by Likharev and his colleagues [6] . The nanodevice in CMOL can be any two-terminal nanodevices, e.g., a binary "latching switch" based on molecules with two metastable internal states. Fig. 1 shows the schematic curve of this two-terminal nanodevice. Qualitatively, if the applied voltage is low during programming, the nanodevice will be in the "off" state with a high resistance; if the applied voltage is greater than a certain value, the nanodevice will be in the "on" state with a lower resistance. In the operating mode, if the nanodevice is in the "on" state and the applied voltage to the two terminals of the nanodevice is greater than the threshold voltage , the curve will be like the curve of a finite resistor. If the applied voltage is less Fig. 2 . Generic CMOL circuit schematic side view (A-A cross section). The nanowires are on top of CMOS circuits, with interface pins connecting CMOS metals and nanowires. The pins (blue) connecting with the upper-layer nanowires could break the lower-layer nanowires to relax the requirements for fabrication and increase interface yield (adapted from [13] ).
than threshold voltage, the nanodevice is virtually in the "off" state. However, there is still uncertainty as to what materials will be best here. Likewise, the various voltage thresholds and state retention time are as yet unknown.
From our previous analysis [14] , for an aggressive assumption of CMOL's parameters with 6 nm nanowire pitch, the nanodevice "on" resistance could exhibit a higher value than that of a reasonable length of nanowire (e.g., 6 ). To avoid routing the critical signal path via multiple nanodevices is one of the synthesis and routing rules. Fig. 2 shows the basic CMOL circuit with the interface between CMOS and nanowires. The pins connect the CMOS upper-level metals and the nanowires. The nanodevices are sandwiched between the two levels of perpendicular nano-imprinted nanowires. This unique structure solves the problems of addressing much denser nanodevices with sparser CMOS components. Each nanodevice is accessed by the two perpendicular nanowires which connect to the nanodevice. The nanowires are, in turn, connected by pins to the CMOS circuits. With nanowires and pins, we could address nanodevices. Strukov and Likharev [7] , [13] proposed the CMOL FPGA idea to fully explore the regularity of the CMOL architecture. Because the nanodevices are nonvolatile switches, the CMOL FPGA could program those nanodevices and route the signals from CMOS to the nanowires and nanodevices, and back to CMOS again. Logic functions are created by a combination of CMOS inverters and diode-like nanodevices. To further explore architectural regularity, they proposed a cell-like CMOS structure, as shown in Fig. 3 . In each cell, there is a CMOS. Nanowires aligned with one direction receive signals from the outputs of the CMOS inverters. Those nanowires are OR'ed together with nanowires aligned with another (orthogonal) direction according to the nanodevice configurations. The OR'ed signal goes to the inverter's input, which is on the CMOS level. This OR-NOT logic is the preferred implementation of the CMOL FPGA. For example, in Fig. 3 , , , and are three signals connected with the three grayed cells' output pins. With the illustrated nanowire connections (brown lines) and "ON" nanodevices (green dots), the logic expression is . Based on Strukov and Likharev's CMOL FPGA, Snider and Williams [15] proposed field-programmable nanowire interconnect (FPNI) with more conservative circuit parameters, such as wider nanowires and wider nanowire pitches, sparser crossbar arrays, and larger pins. Moreover, the FPNI assumes a combination of logic gates (e.g., NAND/AND), buffers, flip-flops in the CMOS part, which is similar to more traditional CMOS FPGA architectures. Although the area consumption of the FPNI is larger than that of the CMOL FPGA, it still promises at least one order of magnitude in the reduction area compared with CMOS FPGA [15] . In addition, the FPNI will probably be easier to manufacture than the CMOL FPGA [15] .
When Strukov and Likharev [7] first presented the CMOL FPGA, they performed the cell assignment task manually for several simple, regular-structured Boolean circuits. They also presented a reconfigurable architecture [13] for CMOL FPGA, that grouped CMOL cells (e.g., 4 4 cells) to form tiles, which can be treated similar to traditional FPGA's clusters, and can utilize existing cluster-based FPGA CAD tools. However, that work also did not solve the CMOL cell assignment problem for the general case, because it was restricted to the tile abstraction and it relied on sufficient cell connectivity radius and the insertion of additional inverters for routing purposes. If we have an irregular place and route region, or if we want to fit a lot of logic into a small area, a more robust CMOL cell assignment method would be needed. In this paper, we solve the CMOL cell assignment problem via satisfiability and extend it as a reconfiguration tool for various CMOL defects.
Satisfiability has been used to solve a wide range of complex problems [16] - [18] . Contemporary SAT solvers are architected to terminate early as soon as any solution is found. If no solution exists, the SAT solver will search all possible cases and essentially prove that the problem is unsolvable. If there are more than one solution to the problem, the SAT solver tends to finish quickly. Many commercial CAD tools in industry use SAT solvers in their CAD flow.
Routing between CMOL cells is predetermined by the nanowire fabric. Each CMOL cell has one output nanowire and one input nanowire which are orthogonal to each other. The input nanowires for all CMOL cells are oriented in the same direction (parallel), and the same property is true for all the output nanowires. Hence, there is only one intersection between the output nanowire of one CMOL cell and the input nanowire of another CMOL cell. If we want to connect these two cells, we need to program the nanodevice at the corresponding intersection to be "ON." For example, in Fig. 3 , the output nanowire of cell and the input nanowire of cell has a unique intersection shown on the left side of the figure. By turning the corresponding nanodevice ON or OFF, we can connect or disconnect the route from to .
According to [7] , there are periodic breaks in the nanowire fabric, such that each input/output nanowire has a fixed length based on these breaks. Hence, each CMOL cell can only be connected to a limited number of neighboring CMOL cells. The set of CMOL cells that can be connected to the input of a particular cell is called the input connectivity domain of . Similarly, the output connectivity domain refers to the set of cells that can be connected to the output of .
Although the input/output connections between any two CMOL cells through the nanowire fabric is predetermined and limited by the connectivity domain, it is still possible for one cell to communicate with cells outside its connectivity domain. For example, cell can send its output to cell (which is within the connectivity domain of ), and then cell can send its output to cell (which is inside the connectivity domain of but outside the connectivity domain of ). However, such domain crossing needs to be factored into critical path timing [14] . In addition, the CMOL architecture implements the NOR logic (or NOT gate for single input case), we may have to use two intermediate cells (i.e., two inverters) to maintain the same logic polarity. This idea is similar to buffer insertion in a traditional ASIC CAD flow. For the rest of this paper, we assume that connecting through multiple CMOL cells is handled by the logic circuit, which is determined by logic synthesis.
III. CAD FRAMEWORK
The CMOL architecture presented by [7] is capable of implementing a circuit of NOR gates, as explained in Fig. 3 . This means the logic synthesis front-end must present a circuit based on NOR gates. We can then place and route these NOR gates on top of the CMOL cells.
A. NOR Gate Transformation
Given any Boolean combinational circuit, we want to transform the circuit into a netlist of NOR gates (NOT gates are considered as single input NOR gates). The conversion of arbitrary Boolean logic circuits to a netlist of NOR gates can also be handled via library-based technology mapping using a NOR gate library. There are many logic synthesis tools in academia and industry that can perform such transformation.
Besides technology mapping, there is a simpler method to generate a NOR gate netlist if the original Boolean combinational circuit contains AND, OR, and NOT gates only. We can use De Morgan's law to convert AND/OR to NOR gates, as shown in Fig. 4 , and then remove redundant or repetitive inverters from the netlist.
Theorem 1: For any Boolean circuit in the product-of-sum (POS) format with at least one AND gate and all its inputs driven by OR gates, applying De Morgan's law and cleanup redundant inverters will result in a NOR gate circuit with the same number of NOR gates as the number of (AND/OR/NOT) gates in the original POS circuit. 
Proof:
The AND gate will be converted into a NOR gate with inverters at its input. Similarly, the OR gates will be converted into NOR gates with inverters at the output. Since all OR gate outputs are connected to the AND gate and all AND gate inputs are driven by OR gates, we will end up with inverters driving inverters which can be easily eliminated (because they are redundant). Hence, the number of gates remains the same.
B. CMOL Cell Assignment
We are given a collection of CMOL cells, the number of cells in this collection is . Each CMOL cell is as described in [7, Fig. 1 ]. These CMOL cells can come in rectilinear fashion, as described in Fig. 3 , but our satisfiability formulation does not require them to be of any particular shape.
We assume that each CMOL cell can be connected to a set of CMOL cells, where An example for is the "connectivity domain," as described in Section II. The "connectivity domain" described in [7] has a regular pattern around the neighborhood of each CMOL cell . However, the in our satisfiability formulation can be any arbitrary subset of CMOL cells and does not require them to have any regular pattern. Fig. 5 illustrates such a nonregularpatterned connectivity domain.
If we are given a NOR gate circuit , we can represent the circuit as a graph , where is the set of nodes and is the set of edges in the graph. The nodes corresponds to the gates in the circuit, whereas the edges corresponds to the nets (gate-to-gate connections) in the circuit, i.e.,
. For notational clarity, we will refer to the gates as and the nets as respectively. Incidentally, if-and-only-if the output of gate is connected to the input of gate for all gates . We have
The CMOL cell assignment problem is to place the circuit on such that each gate will occupy one-and-only-one CMOL cell, and the input-output connectivity of each NOR/NOT gate in the assigned CMOL cell falls within the "connectivity domain"
. We can describe the CMOL cell assignment problem mathematically as an injective function :
where (1) (2) We now propose a satisfiability-based (SAT) approach for solving the CMOL cell assignment problem. We first introduce a set of Boolean variables to encode the various possibilities of placing NOR gates to CMOL cells. We then formulate the Boolean constraints to characterize the injective nature of the mapping and the CMOL requirements.
Let be a Boolean variable that represents the assignment of gate on CMOL cell , where and . Since each gate must be assigned to at most one CMOL cell, we have (3) In addition, each gate must be assigned to at least one CMOL cell (4) We cannot assign two or more gates to the same CMOL cell (5) The connected gates in the circuit must be placed within the connectivity domain (6) We construct a satisfiability formula by conjuncting all the above constraints (3)- (6) . We feed all the above constraints to a SAT solver. The solution that satisfies the conjunction is the cell assignment result.
We can introduce more constraints to address practical issues of the cell assignment problem. For example, our formulation, so far, allows any NOR gate to be assigned to any CMOL cell, as long as it fits all the above constraints. However, under certain situations, we want to prevent the assignment of a certain gate to a subset of CMOL cells. To handle such cases, we simply have to set the Boolean variable to be FALSE, where . We can then propagate constants through the Boolean formulations and simplify the problem.
The cell assignment method presented here is designed to address technology-specific issues for the CMOL architecture at the lowest design module level. A top-down hierarchical approach of both global placement and detailed placement techniques should be used for large designs.
C. Example: Adder
We first experiment with a simple full adder as an example. Fig. 6(a) shows the logic structure of a full adder in a canonical product of sums form. The adder has three inputs and two outputs . Using the transformation technique described in Section III-A, we converted the logic circuit to NOR format, as shown in Fig. 6(b) . We then fed the NOR circuit to our CMOL cell assignment tool, and specified a 4 5 region with the following restrictions:
• inputs and must be located at the left three cells (only two are needed) on the top row; • input must be located at the right column at the second cell from the bottom up; • output must be located at the left column at the second cell from the bottom up (corresponding row with ); • output must be located within the left three cells at the bottom row; and • all other gates must be located within the lower left three 4 CMOL cell region. All these restrictions are fed to the SAT constraints by setting the corresponding cell assignment variables to be constant.
The result is shown in Fig. 7 . For each CMOL cell, we use a red dot at the lower-left (and a blue dot at the upper-right) to indicate the output (input) terminals, respectively. The lines connecting the dots correspond to the connections between the NOR gates in Fig. (6b) . These lines are just connection indicators, and should not be confused with the nanowire crossbar which would be regularly oriented at an angle relative to the square array of the cells.
IV. DEFECT TOLERANCE
There will be many possible sources of defects in a CMOL implementation, as illustrated in Fig. 8 . In the figure, we use to denote the nanowires, and to denote the nanodevices, respectively. The nanodevice (colored gray) is defective, like a preprogrammed "OFF" (stuck-open). The nanodevice (colored green) has a different defect, such as a short-circuit. It is preprogrammed "ON" (stuck-closed). , , , and are nondefective (colored pink). They can be programmed "ON" or "OFF" by the user.
Given CMOL cells , , and in Fig. 8 In general, we can foresee the following types of defects for the CMOL architecture.
1) A (input/output) nanowire for a CMOL cell is broken into two or more segments. Hence, the CMOL cell may not be able to connect to all other CMOL cells within its input/output connectivity domain or radius (where ). In this case, the CMOL cell is still useful but its connectivity domain should be modified.
2) The nanodevice connecting two perpendicular nanowires (let us say the output nanowire of cell A and input nanowire of cell B) is stuck-at-open. In this case, the connection from A to B through this nanodevice is broken. However, these two CMOL cells can still be used. We simply have to modify the connectivity domains such that A is outside the input connectivity domain of B, and B is outside the output connectivity domain of A.
3) The nanodevice connecting two perpendicular nanowires (let us say the output nanowire of cell A and input nanowire of cell B) is stuck-at-closed. In this case, A will always be in the NOR gate input of B. To optimize the CMOL cell usage, we have two choices.
• Do not use cell B, but cell A can still be used.
• Assign a NOR gate in cell B, and assign one of B's inputs to cell A. 4) Something else is wrong with a CMOL cell rendering this cell to be unusable, including (but not limited to) the following:
• the input/output terminal connecting the CMOS layer and the input/output nanowire is broken; • the CMOS inverter is broken. Prior work [7] mainly focused on our type 2 defect. This paper is the first that we are aware of to address a wider range of defects.
We can formulate the above four defects using satisfiability constraints.
For defect types 1 and 2, the input/output connectivity domain for the CMOL cells related to the defect should be modified. Our cell assignment formulation in Section III-B does not assume any regularity for the connectivity domains, so it can be modified to any arbitrary shape depending on the defect.
For defect type 3, the CMOL cell A will always be one of the NOR gate inputs for CMOL cell B. We need to make sure that any node with no fanin (i.e., primary input) cannot be assigned to cell B. This can be easily done by setting the corresponding cell assignment variables at cell B to FALSE (7) for all , where . We also need to make sure that any gate assigned to cell B must have one of its input placed at cell A (8) for all , where . For defect type 4, we cannot assign any gate to the defective CMOL cell. Hence, we must set the cell assignment variable of every gate at that cell to FALSE (9) for all , and is the defective CMOL cell. Given a manufactured CMOL device with some known defects, and an initial mapping (most likely done before the manufacturing) that did not take those defects into account, we need compute the center of mass of all conflicts 4: cut a small region around the center of mass 5:
enlarge the region 7:
redo the cell assignment in to avoid conflict 8:
until the cell assignment is successful 9: until no more conflicts Our algorithm takes advantage of the idea that real defects tend to cluster. So we use a center of mass computation to focus our reconfiguration region on the affected cells.
V. EXPERIMENTS
Besides the adder example, we conducted experiments on the ISCAS benchmarks. For each design, we first carve out the combinational logic, i.e., convert all inputs/outputs of latches (or sequential elements) to primary outputs/inputs respectively. We then run the SIS sweep operation to simplify the circuit (and remove redundant gates). We convert the circuit to NOR gates using the simple algorithm in Section III-A and generate a BLIF file. To make sure that our logic transformations are correct, we formally verified the logic correctness of the transformation results using equivalence checkers. Finally, we assign the NOR gates to CMOL cells using the method described in Section III-B. The CMOL cell region for each design was chosen to be a square shaped (or nearly square) territory where the number of cells is slightly more than the number of NOR gates in the circuit. We also add constraints so that the primary inputs/outputs are located around the perimeter of the square region. We use the connectivity domain with radius , as specified in [7] . We ran our satisfiability constraints through the MiniSAT [19] solver to generate the cell assignment. All experiments were executed using Linux on a 1.5GHz Intel Pentium 4 CPU with 3GB memory. Table I summarizes these results. The inputs/outputs column shows the primary inputs/outputs after carving out the combinational part of the benchmark design. The cells column shows the number of NOR/NOT gates that need to be assigned to CMOL cells. The X and Y dimensions show the size of the cell assignment territory. The vars and clauses indicate the size of the CNF generated for the satisfiability formulation. The time column indicates the CPU seconds that the MiniSAT took to solve the problem.
As a comparison, we also ran the above circuits using the "cmolcad" software by Strukov and Likharev [13] . We feed the same BLIF circuits from Table I to "cmolcad" and ran it multiple times to generate a smaller tile array. "cmolcad" automatically chooses a tile array size based on the design details, but it may be too large. So we try to rerun it with smaller array sizes (using the "-size" argument) to optimize the area until the resource utilization is over 100% or there is a placement or routing violation. We call the result area optimized configuration. We also tried "cmolcad" with two different CMOL cell connectivity radii:
and . The radius 40 is the default that came with the tool [13] . The radius 10 is closer to our own experiment in Table I and it is also consistent with the CMOL technology analysis in [7] . The comparison result is shown in Table II . In Table I , the "Tile Approach" columns show the result for "cmolcad." The "tiles" is the area optimized tile array. The "cells" is the number of CMOL cells used for NOR gates in both logic and routing. The "delay" is the timing delay of the final CMOL circuit, which is the maximum levels of NOR gates (for logic or routing) from input to output. From the comparison, it is obvious that tile abstraction approach runs much faster in CPU seconds in most of the designs. But the number of CMOL cells used (area) is larger with that approach. The tile approach also has much larger timing delay than our flattened approach. This is because the tile abstraction method injects additional single-input NOR gates (inverters)for routing purposes. In addition, the tile approach could not fit the circuit s510 with CMOL cell connectivity radius 10. We tried various tile array "-size" configurations and none of them worked for this case. Overall, we are able to achieve better area utilization and better timing delay with our flattened CMOL cell assignment approach.
For defect tolerance, we inject the various defects mentioned in Section IV to the cell assignments in Table I . For each nano crossbar array, we first pick a randomly generated , and then compute a probability mass function for each location using the Gaussian distribution This probability mass function is used to control the injection of defects. For each defect type, we generate a random floating point number between 0 and 1 at each location where the defect can occur. The defect is injected if . The result is shown in Table III . The columns Type1-Type4 shows the number of defects injected for each type. For type 1 defects, the number inside the parenthesis shows the number of breaks (cuts) in nanowires, whereas the number in front of the parenthesis shows the number of cell-to-cell connections broken due to the broken nanowires. Since the defects are injected for the CMOL cell array, which is independent of the design, we inject the same defects if the experiment have the same array configurations. Hence, the following groups of designs used the same set of defects within each group: (s344, s349, s382), (s208, s298), (s400, s444). The time column shows the cumulative SAT solver runtime that Algorithm 1 took for each design. The experiments, so far, are based on randomly generated defects around a single source (center of mass) at using the Gaussian distribution. A generalization of this idea may involve multiple random defect sources and other research topics such as cluster-based techniques [20] .
VI. CONCLUSION
In this paper, we presented a CAD framework for the CMOL architecture. In this framework, we transform any netlist of AND/OR/NOT gates to a NOR gate circuit, and then map the NOR gates to CMOL cells. In this framework, CMOL cell assignment is based on satisfiability and it is guaranteed to generate the assignment if a solution exists. We also presented a model for a number of defects that are possible with the CMOL circuit architecture, most of which, as far as we know, have not yet been studied. We present a reconfiguration technique that can deal with all these defects through our CAD framework. This is also, as far as we know, the first work on automated NOR gate to cell assignment on flattened CMOL cells, and the first to model and route around several different CMOL defects. Our experiments indicate that our reconfiguration technique is fast and scalable. Our flattened CMOL cell assignment approach also shows better area utilization and smaller timing delay than prior approach.
